Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Clock skew analysis and optimization

Clock skew analysis and optimization

US Patent 9494968 · Granted Nov 15, 2016

Estimated economic value: $2,170,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Providing deterministic frequency and voltage enhancements for a processor2025
Dynamic guard band with timing protection and with performance protection2024
Dynamic guard band with timing protection and with performance protection2024
Proactive voltage droop reduction and/or mitigation in a processor core2023
On-chip supply noise voltage reduction or mitigation using local detection loops2023
Proactive voltage droop reduction and/or mitigation in a processor core2022
Operating pulsed latches on a variable power supply2021
On-chip supply noise voltage reduction or mitigation using local detection loops2021
Characterizing and simulating library gates to enable identification and elimina2021
Mitigation of on-chip supply voltage noise by monitoring slope of supply voltage2021
Priority based circuit synthesis2020
Determining clock signal quality using a plurality of sensors2020