Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor devices with structures for suppression of parasitic bipolar effect in stacked nanosheet FETs and methods of fabricating the same

Semiconductor devices with structures for suppression of parasitic bipolar effect in stacked nanosheet FETs and methods of fabricating the same

US Patent 9461114 · Granted Oct 4, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Ultra pipelined accelerator for machine learning inference2025
High-density neuromorphic computing element2025
High-density neuromorphic computing element2025
Monolithic multi-bit weight cell for neuromorphic computing2025
Monolithic multi-bit weight cell for neuromorphic computing2025
Integrated circuit with buried power rail and methods of manufacturing the same2025
Semiconductor cell blocks having non-integer multiple of cell heights2024
High-density neuromorphic computing element2024
High-density neuromorphic computing element2024
Method of enabling sparse neural networks on memresistive accelerators2023
Method of enabling sparse neural networks on memresistive accelerators2023
Batch size pipelined PIM accelerator for vision inference on multiple images2023