Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mitigating reliability degradation of analog memory cells during long static and erased state retention

Mitigating reliability degradation of analog memory cells during long static and erased state retention

US Patent 9455040 · Granted Sep 27, 2016

Estimated economic value: $72,288,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data base and solid state disk (SSD) controller2023
Accelerator circuit for mathematical operations with immediate values table2023
Logical raid2022
Recovery of data failing due to impairment whose severity depends on bit-signifi2021
Handling malfunction in a memory system comprising a nonvolatile memory by monit2021
Handling malfunction in a memory system comprising a nonvolatile memory by monit2021
Performance in reading memory cells affected by neighboring memory cells2021
Performance in reading memory cells affected by neighboring memory cells2021
Bluetooth transmission using low density parity check2021
Solid state disk (SSD) controller and database2020
Iterative decoding with early termination criterion that permits errors in redun2020
Efficient post programming verification in a nonvolatile memory2020