Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient post programming verification in a nonvolatile memory

Efficient post programming verification in a nonvolatile memory

US Patent 10755787 · Granted Aug 25, 2020

Estimated economic value: $205,423,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Identifying unusable memory blocks based on zeros-ones imbalance in memory reado2025
Mitigation of transistor reliability degradation within memory circuits2024
Controlling memory readout reliability and throughput by adjusting distance betw2023
Efficient programming schemes in a nonvolatile memory2023
Efficient programming schemes in a nonvolatile memory2023
Scheduling of data refresh in a memory based on decoding latencies2022
Identifying failure type in NVM programmed in SLC mode using a single programmin2022
Identifying failure type in NVM programmed in SLC mode using a single programmin2022
Overcoming saturated syndrome condition in estimating number of readout errors2021
Recovery of data failing due to impairment whose severity depends on bit-signifi2021
Handling malfunction in a memory system comprising a nonvolatile memory by monit2021
Schemes for protecting data in NVM device using small storage footprint2021