Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Partition based design implementation for programmable logic devices

Partition based design implementation for programmable logic devices

US Patent 9449133 · Granted Sep 20, 2016

Estimated economic value: $4,865,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Training method, apparatus, and device for federated neural network model, compu2025
Pull back vehicle capable of switching travelling lines2022
Mask-based partition preheating device and partition preheating method thereof2021
Method, device and terminal for improving sound quality of stereo sound2019
Multiplexer reduction for programmable logic devices2018
Multiplexer reduction for programmable logic devices2018
Early global set/reset signal determination for programmable logic devices2017
Early global set/reset signal determination for programmable logic devices2017
Mixed-width memory techniques for programmable logic devices2017
Mixed-width memory techniques for programmable logic devices2017
Logic absorption techniques for programmable logic devices2016
Logic absorption techniques for programmable logic devices2016