Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Mixed-width memory techniques for programmable logic devices

Mixed-width memory techniques for programmable logic devices

US Patent 9576093 · Granted Feb 21, 2017

Estimated economic value: $4,389,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Efficient utilization of synchronization primitives in a multiprocessor computin2025
Training method, apparatus, and device for federated neural network model, compu2025
Multistage compiler architecture2025
Method and system to expand accessible on-chip memory (OCM) of an inference engi2024
Pull back vehicle capable of switching travelling lines2022
Mask-based partition preheating device and partition preheating method thereof2021
Method, device and terminal for improving sound quality of stereo sound2019
Multiplexer reduction for programmable logic devices2018
Efficient constant multiplier implementation for programmable logic devices2017
Early global set/reset signal determination for programmable logic devices2017
Partition based design implementation for programmable logic devices2016
Partition based design implementation for programmable logic devices2016