Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Early global set/reset signal determination for programmable logic devices

Early global set/reset signal determination for programmable logic devices

US Patent 9680475 · Granted Jun 13, 2017

Estimated economic value: $5,840,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compositions and methods for removal of negatively charged impurities using meta2025
Method and system for recommending tool configurations in machining2024
Inhibitors of ectonucleotide pyrophosphatase/phosphodiesterase 1 (ENPP1) and met2024
Method for nitrogen removal and nitrogen salts recovery using carboxylated cellu2024
Pyrazole compounds and preparation thereof2024
Inhibitors of ectonucleotide pyrophosphatase/phosphodiesterase 1 (ENPP1) and met2023
Static random-access memory (SRAM) array circuits including bilateral well tap c2022
Memory2022
Quinoline and quinazoline compounds and methods of use thereof2022
Static random access memory (SRAM) bit cell circuits with a minimum distance bet2022
Static random access memory (SRAM) bit cells employing asymmetric width read and2022
Substituted-3H-imidazo[4,5-c]pyridine and 1H-pyrrolo[2,3-c]pyridine series of no2021