Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing a spacer for dual gate electronic memory cell and associated electronic memory cell

US Patent 9437705 · Granted Sep 6, 2016

Assignee

Inventors

View full patent text on Google Patents →