Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Write address synchronization in 2 read/1write SRAM arrays

Write address synchronization in 2 read/1write SRAM arrays

US Patent 9437285 · Granted Sep 6, 2016

Estimated economic value: $4,975,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

True complement dynamic circuit and method for combining binary data2024
Erasing a partition of an SRAM array with hardware support2023
Qubit tuning by magnetic fields in superconductors2022
Laser-induced incandescent particle sensor comprising a confocal arrangement of 2022
Integrated circuit including logic circuitry2022
Integrated circuit with vertical structures on nodes of a grid2021
Microelectronic device with a memory element utilizing stacked vertical devices2021
Digital logic circuit for deterring race violations at an array test control bou2021
Digital logic circuit for deterring race violations at an array test control bou2021
RAM memory with pre-charging circuitry coupled to global bit-lines and method fo2021
RAM memory with pre-charging circuitry coupled to global bit-lines and method fo2021
Integrated circuit design changes using through-silicon vias2021