Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Cache coherency apparatus and method minimizing memory writeback operations

Cache coherency apparatus and method minimizing memory writeback operations

US Patent 9436605 · Granted Sep 6, 2016

Estimated economic value: $9,244,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System, apparatus and methods for performing shared memory operations2025
De-prioritizing speculative code lines in on-chip caches2025
Sharing memory and I/O services between nodes2025
Implied directory state updates2025
System, apparatus and methods for direct data reads from memory2025
Selection of victim entry in a data structure2025
System, apparatus, and method for scheduling metadata requests2025
Integrated three-dimensional (3D) DRAM cache2025
Technologies for configuration of memory ranges2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025