Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming integrated circuits and multiple critical dimension self-aligned double patterning processes

Methods of forming integrated circuits and multiple critical dimension self-aligned double patterning processes

US Patent 9431264 · Granted Aug 30, 2016

Estimated economic value: $3,218,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory arrays comprising strings of memory cells and methods used in forming a m2024
Method for forming a via hole self-aligned with a metal block on a substrate2022
Methods used in forming a memory array comprising strings of memory cells2022
Mask for extreme-ultraviolet (extreme-UV) lithography and method for manufacturi2021
Method for producing a gate cut structure on an array of semiconductor fins2021
Method for analyzing design of an integrated circuit2020
Vertical transistor static random access memory cell2020
Sidewall image transfer process for multiple gate width patterning2019
Dummy gate used as interconnection and method of making the same2019
Dummy gate used as interconnection and method of making the same2019
Method of utilizing trench silicide in a gate cross-couple construct2019
Devices with chamfer-less vias multi-patterning and methods for forming chamfer-2019