Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method, apparatus and system for handling cache misses in a processor

Method, apparatus and system for handling cache misses in a processor

US Patent 9405687 · Granted Aug 2, 2016

Estimated economic value: $8,723,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Software visible and controllable lock-stepping with configurable logical proces2025
System, apparatus and methods for performing shared memory operations2025
Sharing memory and I/O services between nodes2025
Implied directory state updates2025
System, apparatus and methods for direct data reads from memory2025
Selection of victim entry in a data structure2025
Technologies for configuration of memory ranges2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025
High performance interconnect2025