Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Implementing enhanced performance dynamic evaluation circuit by combining precharge and delayed keeper

Implementing enhanced performance dynamic evaluation circuit by combining precharge and delayed keeper

US Patent 9396303 · Granted Jul 19, 2016

Estimated economic value: $4,161,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor chip timing adjustment enhancement2025
Managed integrated circuit power supply distribution2021
Memory interface latch with integrated write-through and fence functions2021
Managed integrated circuit power supply distribution2020
Memory interface latch with integrated write-through and fence functions2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
On-chip diagnostic circuitry monitoring multiple cycles of signal samples2019
Memory interface latch with integrated write-through function2019
Implementing eFuse visual security of stored data using EDRAM2018
Enhancing performance of one or more slower partitions of an integrated circuit 2018
Integrated shielding and decoupling capacitor structure2018