Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Write and read collision avoidance in single port memory devices

Write and read collision avoidance in single port memory devices

US Patent 9390017 · Granted Jul 12, 2016

Estimated economic value: $2,207,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Input/output (I/O) store protocol for pipelining coherent operations2025
Input/output (I/O) store protocol for pipelining coherent operations2025
System for collaborative hardware RTL logic timing debug in integrated circuit d2025
Technique to handle insufficient on-chip memory capacity in decompressors2025
Combining peripheral component interface express partial store commands along ca2024
Combining peripheral component interface express partial store commands along ca2024
Combining peripheral component interface express partial store commands along ca2024
Decentralized hot cache line tracking fairness mechanism2024
Preemptive tracking of remote requests for decentralized hot cache line fairness2023
Handling an input/output store instruction2023
Directed interrupt virtualization with running indicator2023
Directed interrupt virtualization with running indicator2023