Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Combined floating point multiplier adder with intermediate rounding logic

Combined floating point multiplier adder with intermediate rounding logic

US Patent 9389871 · Granted Jul 12, 2016

Estimated economic value: $10,128,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Extension of openvswitch megaflow offloads to hardware to address hardware pipel2025
Technologies that provide policy enforcement for resource access2024
Vector friendly instruction format and execution thereof2024
Method and apparatus for distributed and cooperative computation in artificial n2024
Replicate elements instruction2024
Replicate partition instruction2024
Transaction nesting depth testing instruction2023
Vector friendly instruction format and execution thereof2023
Permitting unaborted processing of transaction after exception mask update instr2023
Address translation data invalidation2023
Handling load-exclusive instructions in apparatus having support for transaction2023
Multiply-accumulation in a data processing apparatus2022