Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Overlay and semiconductor process control using a wafer geometry metric

Overlay and semiconductor process control using a wafer geometry metric

US Patent 9354526 · Granted May 31, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Prediction and metrology of stochastic photoresist thickness defects2025
Lithography mask repair by simulation of photoresist thickness evolution2024
Process-induced distortion prediction and feedforward and feedback correction of2023
Process-induced distortion prediction and feedforward and feedback correction of2023
Process-induced distortion prediction and feedforward and feedback correction of2023
Process-induced displacement characterization during semiconductor production2023
Process-induced displacement characterization during semiconductor production2021
Prediction based chucking and lithography control optimization2020
Prediction based chucking and lithography control optimization2020
Patterned wafer geometry measurements for semiconductor process controls2020
Patterned wafer geometry measurements for semiconductor process controls2020
Breakdown analysis of geometry induced overlay and utilization of breakdown anal2019