Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Systems and methods for clock distribution in a die-to-die interface

Systems and methods for clock distribution in a die-to-die interface

US Patent 9350339 · Granted May 24, 2016

Estimated economic value: $8,262,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

System for controlling leakage current in integrated circuits2025
Thin-film resistors with flexible terminal placement for area saving2022
Thin-film resistors with flexible terminal placement for area saving2021
Level shifter with auto voltage-bias reliability protection2021
Fully compensated complementary duty cycle correction circuits2020
Efficient test architecture for multi-die chips2019
Efficient test architecture for multi-die chips2019
Die-to-die interface configuration and methods of use thereof2019
Die-to-die interface configuration and methods of use thereof2019
Die-to-die interface configuration and methods of use thereof2019
Die-to-die interface configuration and methods of use thereof2019
Layout technique for middle-end-of-line2019