Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for cache line state update in sectored cache with line state tracker

Method and apparatus for cache line state update in sectored cache with line state tracker

US Patent 9336156 · Granted May 10, 2016

Estimated economic value: $12,181,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing cache lines in dedicated cache of an idle core2020
Apparatus and method for an early page predictor for a memory paging subsystem2020
Method and apparatus for supporting speculative memory optimizations2020
Scalably mechanism to implement an instruction that monitors for writes to an ad2020
Supporting hierarchical ordering points in a microprocessor system2020
Supporting binary translation alias detection in an out-of-order processor2019
Apparatuses, methods, and systems for package on package memory refresh and self2018
Preserving deterministic early valid across a clock domain crossing2018
Shared flow control credits2018
Power management in an uncore fabric2017
Masking a power state of a core of a processor2017
Apparatuses, methods, and systems for package on package memory refresh and self2017