Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory arrays, semiconductor constructions, and methods of forming semiconductor constructions

Memory arrays, semiconductor constructions, and methods of forming semiconductor constructions

US Patent 9318493 · Granted Apr 19, 2016

Estimated economic value: $6,825,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microelectronic devices, and related memory devices and electronic systems2025
Array of vertical transistors and method used in forming an array of vertical tr2025
Array of vertical transistors and method used in forming an array of vertical tr2025
Integrated assemblies and methods of forming integrated assemblies2025
Electronic devices comprising multilevel bitlines, and related methods and syste2025
Integrated assemblies having vertically-spaced channel material segments, and me2024
Memory device including calibration operation and transistor having adjustable t2024
Microelectronic devices with active source/drain contacts in trench in symmetric2024
Methods of forming integrated assemblies with improved charge migration impedanc2024
Integrated assemblies having charge-trapping material arranged in vertically-spa2024
Integrated assemblies and methods of forming integrated assemblies2024
Integrated assemblies and methods of forming integrated assemblies2024