Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Selective word line erase in 3D non-volatile memory

Selective word line erase in 3D non-volatile memory

US Patent 9318206 · Granted Apr 19, 2016

Estimated economic value: $13,399,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional memory device including laterally separated source lines and m2025
Three-dimensional nor array and method of making the same2025
Three-dimensional memory device with finned support pillar structures and method2025
Enhanced gradient seeding scheme during a program operation in a memory sub-syst2025
Selective increase and decrease to pass voltages for programming a memory device2025
Field effect transistors with gate fins and method of making the same2025
Bonded semiconductor die assembly containing through-stack via structures and me2025
Bias voltage schemes during pre-programming and programming phases2025
Memory device having memory cell strings and separate read and write control gat2025
Three-dimensional memory device containing bridges for enhanced structural suppo2024
Three-dimensional memory device with multiple types of support pillar structures2024
Preventing erase disturb in NAND2024