Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Semiconductor heterostructures having reduced dislocation pile-ups and related methods

Semiconductor heterostructures having reduced dislocation pile-ups and related methods

US Patent 9309607 · Granted Apr 12, 2016

Estimated economic value: $3,173,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Microchannel plate image intensifiers and methods of producing the same2024
Rapid prototyping of single-photon-sensitive silicon avalanche photodiodes2022
Semiconductor surface passivation2020
Reacted conductive gate electrodes and methods of making the same2020
Methods of forming strained-semiconductor-on-insulator device structures2019
Semiconductor structures employing strained material layers with defined impurit2018
Methods for forming semiconductor device structures2018
Semiconductor heterostructures having reduced dislocation pile-ups and related m2018
Semiconductor heterostructures having reduced dislocation pile-ups and related m2018
Semiconductor heterostructures having reduced dislocation pile-ups and related m2018
Semiconductor heterostructures having reduced dislocation pile-ups and related m2018
Semiconductor heterostructures having reduced dislocation pile-ups and related m2018