Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Built-in self-test for stacked memory architecture

Built-in self-test for stacked memory architecture

US Patent 9298573 · Granted Mar 29, 2016

Estimated economic value: $14,056,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Accelerated resource allocation techniques2022
Systems and methods for accessing storage-as-memory2022
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy2021
Dynamic partial power down of memory-side cache in a 2-level memory hierarchy2020
Apparatus and method for implementing a multi-level memory hierarchy2020
Write data mask for power reduction2020
Adaptive configuration of non-volatile memory2019
Boundary scan chain for stacked memory2019
Apparatus and method for implementing a multi-level memory hierarchy2019
Self-repair logic for stacked memory architecture2019
Self-repair logic for stacked memory architecture2019
Wireless communication device, peripheral, and method for managing values of ope2019