{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Test techniques in memory devices", "item": "https://www.patentleaderboard.com/patent/9281027"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Test techniques in memory devices

Test techniques in memory devices

US Patent 9281027 · Granted Mar 8, 2016

Estimated economic value: $13,258,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Inrush current management in a memory array2025
Inrush current management in a memory array2025
Row repair circuitry2025
Memory for artificial neural network accelerator2025
Buried metal techniques2025
Power saving mode control for a memory instance2025
Power saving mode control for a memory instance2025
Power saving mode control for a memory instance2025
Masking techniques for memory applications2025
Optical waveguide connecting device2025
Multi-port bitcell architecture2025
Multi-port bitcell architecture2025