Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for testing integrated circuits of wafer and testing structures for integrated circuits

Methods for testing integrated circuits of wafer and testing structures for integrated circuits

US Patent 9269642 · Granted Feb 23, 2016

Estimated economic value: $655,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Multicomponent module design and fabrication2025
Multicomponent module design and fabrication2025
Processor chip timing adjustment enhancement2025
Semiconductor devices with single-photon avalanche diodes and isolation structur2025
Edge seals for semiconductor packages2025
Long channel and short channel vertical FET co-integration for vertical FET VTFE2024
Semiconductor devices with single-photon avalanche diodes and isolation structur2024
Self-aligned contact openings for backside through substrate vias2024
Edge seals for semiconductor packages2024
Contacts having a geometry to reduce resistance2024
Backside illumination image sensors2023
Edge seals for semiconductor packages2023