Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Fused multiply-adder with booth-encoding

Fused multiply-adder with booth-encoding

US Patent 9256397 · Granted Feb 9, 2016

Estimated economic value: $2,307,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Data routing for networks on a chip using virtual channels and credit restrictio2025
Hardware-based implementation of secure hash algorithms2025
Hardware-based implementation of secure hash algorithms2025
Hardware-based message block padding for hash algorithms2025
Encoding byte information on a data bus with separate code2024
Enhanced low precision binary floating-point formatting2023
Compute array of a processor with mixed-precision numerical linear algebra suppo2023
Instruction handling for accumulation of register results in a microprocessor2023
Instruction handling for accumulation of register results in a microprocessor2023
Vector convert hexadecimal floating point to scaled decimal instruction2023
Hybrid floating point representation for deep learning acceleration2023
On-the-fly adjustment of issue-write back latency to avoid write back collisions2023