Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Wafer-level testing method for singulated 3D-stacked chip cubes

Wafer-level testing method for singulated 3D-stacked chip cubes

US Patent 9250288 · Granted Feb 2, 2016

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cannula for endoscope2025
Insulator for an ion implantation source2024
Medical device2023
Test head assembly for semiconductor device2023
Head of a tag device2023
Endocranial endoscope2021
Endocranial endoscope2019
Endocranial endoscope2018
Food defrosting tray2017
Ice cream scoop2014
Method for wafer-level testing diced multi-chip stacked packages2014
Method for wafer-level testing diced multi-chip stacked packages2014