Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pseudo block operation mode in 3D NAND

Pseudo block operation mode in 3D NAND

US Patent 9240241 · Granted Jan 19, 2016

Estimated economic value: $11,120,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for programming a memory device to reduce retention error2025
Method for programming memory device to reduce retention error2024
Linked XOR flash data protection scheme2024
Method and storage system with a non-volatile bad block read cache using partial2023
Method for programming a memory system2022
SSD operation in a nonoptimal memory environment2022
Non-alternating current (AC)-powered flameless heating system2021
Data storage device with dynamic stripe length manager2021
Method for programming a memory system2021
Systems and methods to wake up memory array2021
Error correction scheme in flash memory2021
Sub block mode read scrub design for non-volatile memory2020