Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integration of chips and silicon-based trench capacitors using low parasitic silicon-level connections

Integration of chips and silicon-based trench capacitors using low parasitic silicon-level connections

US Patent 9236442 · Granted Jan 12, 2016

Estimated economic value: $12,066,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Molded semiconductor chip package with stair-step molding layer2025
Arrangement and thermal management of 3D stacked dies2025
Molded chip package with anchor structures2025
Fan-out packages with warpage resistance2024
Fabricating active-bridge-coupled GPU chiplets2024
Offset-aligned three-dimensional integrated circuit2023
GPU chiplets using high bandwidth crosslinks2023
Circuit board with compact passive component arrangement2023
Bond pads for low temperature hybrid bonding2023
Scheme for enabling die reuse in 3D stacked products2023
Fan-out package with reinforcing rivets2023
Integrated circuit package with integrated voltage regulator2023