{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Configuring power management functionality in a processor", "item": "https://www.patentleaderboard.com/patent/9235244"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configuring power management functionality in a processor

Configuring power management functionality in a processor

US Patent 9235244 · Granted Jan 12, 2016

Estimated economic value: $15,498,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Register interface for computer processor2025
Register interface for computer processor2025
Secure stream protocol for serial interconnect2025
Configuration of base clock frequency of processor based on usage parameters2025
Technologies for real-time updating of encryption keys2025
Apparatus and method for role-based register protection for TDX-IO2025
Apparatuses and methods for speculative execution side channel mitigation2025
Techniques for restricted deployment of targeted processor firmware updates2025
Process-based multi-key total memory encryption2024
System, apparatus and method for providing protection against silent data corrup2024
Hierarchical power management apparatus and method2024
Hierarchical power management apparatus and method2024