Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated fan-out wafer architecture and test method

Integrated fan-out wafer architecture and test method

US Patent 9234940 · Granted Jan 12, 2016

Estimated economic value: $4,247,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Instrument drive apparatus2025
Display device2025
Surgical execution apparatus and surgical assistance device2025
Intelligent vacuum pump2025
Sensing data accessing method and sensing data accessing system2025
Electronic device2025
Semiconductor structure and manufacturing method thereof2025
Electronic device2025
Delocalized lipophilic cation compounds and methods of use thereof2024
Electronic device2024
Electronic device comprising a viewing angle control structure having a phase ad2024
Antenna testing device for high frequency antennas2024