{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Methods of forming memory arrays and semiconductor constructions", "item": "https://www.patentleaderboard.com/patent/9230968"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of forming memory arrays and semiconductor constructions

Methods of forming memory arrays and semiconductor constructions

US Patent 9230968 · Granted Jan 5, 2016

Estimated economic value: $5,653,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Array of vertical transistors and method used in forming an array of vertical tr2025
Integrated assemblies and methods of forming integrated assemblies2025
Integrated assemblies having vertically-spaced channel material segments, and me2024
Memory device including calibration operation and transistor having adjustable t2024
Methods of forming integrated assemblies with improved charge migration impedanc2024
Integrated assemblies having charge-trapping material arranged in vertically-spa2024
Integrated assemblies and methods of forming integrated assemblies2024
Integrated assemblies and methods of forming integrated assemblies2024
Microelectronic devices including stack structures having air gaps, and related 2024
Integrated assemblies and methods of forming integrated assemblies2024
Recessed access devices and methods of forming a recessed access devices2024
Integrated assemblies having vertically-spaced channel material segments, and me2024