Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit and method of forming the integrated circuit with improved logic transistor performance and SRAM transistor yield

Integrated circuit and method of forming the integrated circuit with improved logic transistor performance and SRAM transistor yield

US Patent 9224653 · Granted Dec 29, 2015

Estimated economic value: $12,350,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Three-dimensional (3D), vertically-integrated field-effect transistors (FETs) fo2020
Reducing or avoiding mechanical stress in static random access memory (SRAM) str2019
FinFET with reduced series total resistance2019
Threshold mismatch and IDDQ reduction using split carbon co-implantation2018
Threshold mismatch and IDDQ reduction using split carbon co-implantation2018
Field-effect transistor (FET) devices employing adjacent asymmetric active gate 2018
Method to form silicide and contact at embedded epitaxial facet2018
Dummy gate placement methodology to enhance integrated circuit performance2018
Integration of analog transistor2018
Integration of analog transistor2018
Fin field effect transistors (FETs) (FinFETs) employing dielectric material laye2018
Method to form silicide and contact at embedded epitaxial facet2017