Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Loading-free multi-stage SAR-assisted pipeline ADC that eliminates amplifier load by re-using second-stage switched capacitors as amplifier feedback capacitor

Loading-free multi-stage SAR-assisted pipeline ADC that eliminates amplifier load by re-using second-stage switched capacitors as amplifier feedback capacitor

US Patent 9219492 · Granted Dec 22, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital converter (ADC) with reference ADC path receiving attenuated i2025
Blocking signal cancellation low noise amplifier system2024
Discrete-time offset correction circuit embedded in a residue amplifier in a pip2023
Cascode Class-A differential reference buffer using source followers for a multi2023
Gain-boosted class-AB differential residue amplifier in a pipelined Analog-to-Di2023
Multi-channel interleaved analog-to-digital converter (ADC) using overlapping mu2023
Matrix processor generating SAR-searched input delay adjustments to calibrate ti2023
Calibration of timing skews in a multi-channel interleaved analog- to-digital co2023
Calibration of residual errors using least-mean-squares (LMS) and stochastic-gra2021
Calibration of radix errors using Least-Significant-Bit (LSB) averaging in a Suc2019
Fast coarse tune and fine tune calibration for a synthesizer by multi-curve cali2018
Gain calibration for direct modulation synthesizer using a look-up table searche2018