Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multi-channel interleaved analog-to-digital converter (ADC) using overlapping multi-phase clocks with SAR-searched input-clock delay adjustments and background offset and gain correction

Multi-channel interleaved analog-to-digital converter (ADC) using overlapping multi-phase clocks with SAR-searched input-clock delay adjustments and background offset and gain correction

US Patent 11646747 · Granted May 9, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital converter (ADC) with reference ADC path receiving attenuated i2025
Discrete-time offset correction circuit embedded in a residue amplifier in a pip2023
Cascode Class-A differential reference buffer using source followers for a multi2023
Gain-boosted class-AB differential residue amplifier in a pipelined Analog-to-Di2023
Matrix processor generating SAR-searched input delay adjustments to calibrate ti2023
Calibration of timing skews in a multi-channel interleaved analog- to-digital co2023
Calibration of residual errors using least-mean-squares (LMS) and stochastic-gra2021
Calibration of radix errors using Least-Significant-Bit (LSB) averaging in a Suc2019
Loading-free multi-stage SAR-assisted pipeline ADC that eliminates amplifier loa2015
Low supply voltage bandgap reference circuit and method2015