Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods for fabricating integrated circuits including selectively forming and removing fin structures

Methods for fabricating integrated circuits including selectively forming and removing fin structures

US Patent 9209037 · Granted Dec 8, 2015

Estimated economic value: $920,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for forming a via hole self-aligned with a metal block on a substrate2022
Mask for extreme-ultraviolet (extreme-UV) lithography and method for manufacturi2021
Method for producing a gate cut structure on an array of semiconductor fins2021
Method for analyzing design of an integrated circuit2020
Vertical transistor static random access memory cell2020
Sidewall image transfer process for multiple gate width patterning2019
Dummy gate used as interconnection and method of making the same2019
Dummy gate used as interconnection and method of making the same2019
Dummy gate used as interconnection and method of making the same2019
Method of utilizing trench silicide in a gate cross-couple construct2019
Devices with chamfer-less vias multi-patterning and methods for forming chamfer-2019
Shrink process aware assist features2018