Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Timing violation handling in a synchronous interface memory

Timing violation handling in a synchronous interface memory

US Patent 9208835 · Granted Dec 8, 2015

Estimated economic value: $8,863,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating a protected and balanced codeword2025
Memory array seasoning2025
ECC power consumption optimization in memories2025
Circuitry borrowing for memory arrays2025
Balanced codewords for reducing a selected state in memory cells2025
Parallel access in a memory array2025
Memory device having an improved ECC architecture2025
Performing sense operations in memory2025
Methods and systems for improving ECC operation of memories2025
Shared decoder architecture for three-dimensional memory arrays2025
Architecture-based power management for a memory device2025
Circuit partitioning for a memory device2024