Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Power reduction for fully associated translation lookaside buffer (TLB) and content addressable memory (CAM)

Power reduction for fully associated translation lookaside buffer (TLB) and content addressable memory (CAM)

US Patent 9208261 · Granted Dec 8, 2015

Estimated economic value: $40,544,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit that mitigates inductive-induced voltage droop using compute 2025
Two-level arbitration in a computing system2025
Handling interrupts from a virtual function in a system with a reconfigurable pr2025
DSB operation with excluded region2025
Scalable interrupts2025
Compiler that generates configuration information for configuring an integrated 2025
Top level network and array level network for reconfigurable data processors2025
Reconfigurable dataflow unit with streaming write functionality2025
Hierarchical store queue circuit2025
Peer-to-peer route through in a reconfigurable computing system2025
Atomic operation predictor to predict whether an atomic operation will complete 2025
Head of line blocking mitigation in a reconfigurable data processor2025