Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuits for voltage or current biasing static random access memory (SRAM) bitcells during SRAM reset operations, and related systems and methods

Circuits for voltage or current biasing static random access memory (SRAM) bitcells during SRAM reset operations, and related systems and methods

US Patent 9190141 · Granted Nov 17, 2015

Estimated economic value: $6,269,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory array circuits including word line circuits for improved word line signal2022
Write bitline driver for a dual voltage domain2018
Low complexity out-of-order issue logic using static circuits2017
Dynamic voltage level shifters employing pulse generation circuits, and related 2017
Pipelining an asynchronous memory reusing a sense amp and an output latch2017
Pipelining an asynchronous memory reusing a sense amp and an output latch2017
Redirecting data from a defective data entry in memory to a redundant data entry2016
Mimicking multi-voltage domain wordline decoding logic for a memory array2015
Longest prefix match internet protocol content addressable memories and related 2015
Pre-charging bitlines in a static random access memory (SRAM) prior to data acce2015
Longest prefix match internet protocol content addressable memories and related 2014
Pulse clock generation logic with built-in level shifter and programmable rising2014