Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods of manufacturing semiconductor devices including capped metal patterns with air gaps in-between for parasitic capacitance reduction

Methods of manufacturing semiconductor devices including capped metal patterns with air gaps in-between for parasitic capacitance reduction

US Patent 9171755 · Granted Oct 27, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method for driving display panel, driver circuit for display panel, and display 2025
Data sharing apparatus and method of mobile terminal2025
Utilizing machine-learning models to generate identifier embeddings and determin2025
Semiconductor devices2025
Directed acyclic graph framework for executing search function operations2025
Vehicular driving guidance method and electronic device2025
Semiconductor device2025
Semiconductor devices2025
Semiconductor devices2025
Semiconductor devices including insulation patterns with different carbon concen2025
Multi-bridge channel field effect transistor with multiple inner spacers2025
Cross-model score normalization2025