Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Parasitic extraction in an integrated circuit with multi-patterning requirements

Parasitic extraction in an integrated circuit with multi-patterning requirements

US Patent 9171124 · Granted Oct 27, 2015

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable systems and methods for assessing healthy condition scores in renewable2024
Large model support in deep learning2024
Determining a blended timing constraint that satisfies multiple timing constrain2023
Large model support in deep learning2022
Neural network training using a data flow graph and dynamic memory management2022
Scalable systems and methods for assessing healthy condition scores in renewable2022
Methods for generating a contributor-based power abstract for a device2022
Detecting and removing bias in subjective judging2022
Identifying changes in health and status of assets from continuous image feeds i2021
Analysis of coupled noise for integrated circuit design2021
Floor planning and placement of objects in a loading space2021
Fast path traversal in a relational database-based graph structure2021