Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for ranking paths for power optimization of an integrated circuit design and corresponding computer program product

Method for ranking paths for power optimization of an integrated circuit design and corresponding computer program product

US Patent 9171117 · Granted Oct 27, 2015

Estimated economic value: $12,260,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Highly optimized network-on-chip design at large scale2024
Low power switch2024
Elastic resource management in a network switch2024
Modular switch and a method for scaling switches2024
Low latency flow control in data centers2023
Efficient core routing2023
Responding to a failure of a main die of a switch data-plane device2022
Low latency flow control in data centers2021
Method and apparatus for at-speed scan shift frequency test optimization2020
Method and apparatus for validating a test pattern2018
Method and apparatus for calculating delay timing values for an integrated circu2018
Scan test system with a test interface having a clock control unit for stretchin2018