Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System timing margin improvement of high speed I/O interconnect links by using fine training of phase interpolator

System timing margin improvement of high speed I/O interconnect links by using fine training of phase interpolator

US Patent 9166773 · Granted Oct 20, 2015

Estimated economic value: $14,675,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Coarse delay lock estimation for digital DLL circuits2021
Jitter cancellation with automatic performance adjustment2020
Digital phase control with programmable tracking slope having a programmable lin2020
Jitter cancellation with automatic performance adjustment2019
Coarse delay lock estimation for digital DLL circuits2019
Jitter cancellation with automatic performance adjustment2018
Phase detector in a delay locked loop2018
Dual-range clock duty cycle corrector2017
Digital phase control with programmable tracking slope2017
Glitch-free digitally controlled oscillator code update2017
XOR (exclusive or) based triangular mixing for digital phase control2016
Digital delay-locked loop (DLL) training2016