Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Coarse delay lock estimation for digital DLL circuits

US Patent 10270453 · Granted Apr 23, 2019

Estimated economic value: $25,127,000

Assignee

Inventors

View full patent text on Google Patents →