Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Process tolerant current leakage reduction in static random access memory (SRAM)

Process tolerant current leakage reduction in static random access memory (SRAM)

US Patent 9165641 · Granted Oct 20, 2015

Estimated economic value: $6,386,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

On-die clock period jitter and duty cycle analyzer2024
System and method for recycling energy of static random-access memory (SRAM) wri2023
Apparatus and method of clock shaping for memory2019
Apparatus and method of clock shaping for memory2018
Digital power multiplexor2018
Pulse-generator2018
Standard cell architecture for reduced parasitic resistance and improved datapat2018
Adjustable power rail multiplexing2017
Aging sensor for a static random access memory (SRAM)2017
Write assist circuit integrated with leakage reduction circuit of a static rando2017
Read operation based aging sensor for static random access memory (SRAM)2016
Reconfigurable memory interface circuit to support a built-in memory scan chain2015