{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Data line arrangement and pillar arrangement in apparatuses", "item": "https://www.patentleaderboard.com/patent/9159736"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data line arrangement and pillar arrangement in apparatuses

Data line arrangement and pillar arrangement in apparatuses

US Patent 9159736 · Granted Oct 13, 2015

Estimated economic value: $7,358,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic latches above a three-dimensional non-volatile memory array2025
Acceleration of data queries in memory2025
Adjustment of code rate as function of memory endurance state metric2025
Transistors with raised extension regions and semiconductor fins2025
Status check using chip enable pin2024
Memory array reset read operation2024
Apparatus for determining memory cell data states2024
Implementing variable number of bits per cell on storage devices2024
Partitioned memory having error detection capability2024
Adjustment of code rate as function of memory endurance state metric2024
Functional signal line overdrive2024
Implementing fault tolerant page stripes on low density memory systems2024