Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and systems for adjusting NVM cell bias conditions for read/verify operations to compensate for performance degradation

Methods and systems for adjusting NVM cell bias conditions for read/verify operations to compensate for performance degradation

US Patent 9142315 · Granted Sep 22, 2015

Estimated economic value: $5,582,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dynamic compression in an electrically erasable programmble read only memory (EE2020
Method and apparatus for stressing a non-volatile memory2018
Method and apparatus for stressing a non-volatile memory2018
Method and apparatus for stressing a non-volatile memory2018
Memory sector retirement in a non-volatile memory2018
Extended protection for embedded erase of non-volatile memory cells2016
Extended protection for embedded erase of non-volatile memory cells2016
Non-volatile memory (NVM) with variable verify operations2016
Non-volatile memory (NVM) with variable verify operations2016
Programming a non-volatile memory (NVM) system having error correction code (ECC2015
Dynamic read scheme for high reliability high performance flash memory2015
Adaptive erase methods for non-volatile memory2015