Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Dynamic read scheme for high reliability high performance flash memory

Dynamic read scheme for high reliability high performance flash memory

US Patent 9081708 · Granted Jul 14, 2015

Estimated economic value: $8,596,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Small molecule compound2025
Modification of glutamine synthetase to improve yield in plants2025
Dynamic compression in an electrically erasable programmble read only memory (EE2020
Method and apparatus for stressing a non-volatile memory2018
Memory sector retirement in a non-volatile memory2018
Extended protection for embedded erase of non-volatile memory cells2016
Non-volatile memory (NVM) with variable verify operations2016
Programming a non-volatile memory (NVM) system having error correction code (ECC2015
Methods and systems for adjusting NVM cell bias conditions for read/verify opera2015
Adaptive erase methods for non-volatile memory2015
Adaptive erase recovery for non-volatile memory (NVM) systems2015
Non-volatile memory (NVM) with dynamically adjusted reference current2015