Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient smart verify method for programming 3D non-volatile memory

Efficient smart verify method for programming 3D non-volatile memory

US Patent 9142298 · Granted Sep 22, 2015

Estimated economic value: $7,358,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program verify word line ramping delay for lower current consumption mode2025
Method for programming a memory device to reduce retention error2025
Three-dimensional memory device including laterally separated source lines and m2025
Memory device including composite metal oxide semiconductor channels and methods2025
Non-volatile memory with lower current program-verify2025
Non-volatile memory with loop dependant ramp-up rate2025
Bonded assembly including interconnect-level bonding pads and methods of forming2025
Three-dimensional nor array and method of making the same2025
Three-dimensional nor array and method of making the same2025
Enhanced gradient seeding scheme during a program operation in a memory sub-syst2025
Selective increase and decrease to pass voltages for programming a memory device2025
Three dimensional memory device containing resonant tunneling barrier and high m2025