Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient placement of texture barrier instructions

Efficient placement of texture barrier instructions

US Patent 9142005 · Granted Sep 22, 2015

Estimated economic value: $20,446,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Predicted instruction execution in parallel processors with reduced per-thread s2019
Redundancy elimination in single instruction multiple data/thread (SIMD/T) execu2018
Redundancy elimination in single instruction multiple data/thread (SIMD/T) execu2018
Architecture and execution for efficient mixed precision computations in single 2018
Architecture and execution for efficient mixed precision computations in single 2018
Architecture and execution for efficient mixed precision computations in single 2018
Cache operations and policies for a multi-threaded client2018
Control flow in a thread-based environment without branching2017
Control flow in a thread-based environment without branching2017
Control flow in a thread-based environment without branching2017
Trace-based instruction execution processing2016
Dynamic linking and loading of post-processing kernels2016