Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Redundancy elimination in single instruction multiple data/thread (SIMD/T) execution processing

Redundancy elimination in single instruction multiple data/thread (SIMD/T) execution processing

US Patent 10061591 · Granted Aug 28, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Maximizing resource utilization of neural network computing system2023
Methods and devices for power management based on synthetic machine learning ben2023
Variable entry transitional ring storage for efficiently accessing graphics stat2022
Selective performance of deterministic computations for neural networks2022
Coarse depth culling during binning2022
AI-assisted programmable hardware video codec2022
Motion based adaptive rendering2020
Methods and apparatuses for managing graphics data using two-stage lookup tables2019
Graphics processing devices and graphics processing methods2019
Efficient low-power texture cache architecture2019
Architecture and execution for efficient mixed precision computations in single 2018
Architecture and execution for efficient mixed precision computations in single 2018